NS480 array, storage processors, new architecture

With the NS model arrays, the SP's all have a new "port" architecture.  Is there a document that explains this architecture, or can someone on the forum explain how this new connectivity works?